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A Reliable and Manufacturable Method to Induce a
Stress of >1 GPa on a P-Channel MOSFET in High
Volume Manufacturing
R. Arghavani, L. Xia, H. M’Saad, M. Balseanu, G. Karunasiri, A. Mascarenhas, and S. E. Thompson
Abstract—This letter discusses a reliable and manufacturable in-
tegration technique to induce greater than 1 GPa of stress into a
p-channel MOSFET, which will be required to increase the drive
current beyond 1 mA/ m at the sub-90-nm process generation.
Uniaxial compressive stress is introduced into the p-channel by
both a selective deposition of SiGe in the source/drain and an engi-
neered 2.5-GPa compressively stressed nitride. The highest to date
compressively stressed SiN film is obtained by heavy ion bombard-
ment during the deposition of the film.
Index Terms—Compressive silicon, mobility enhancement,
Si–Ge, strain, strained transistors, stress, stress nitride, stress
oxide, tensile silicon.
I. INTRODUCTION
TO FURTHER improve device performance at thesub-90-nm process generations, higher channel strain
is required. To accomplish this, higher stress SiN films, both
compressive and tensile, and the adoption of these films
with heterojunction epitaxial growth in the source/drain is
the next logical step from strain-enhanced 90-nm production
technologies [1]–[3]. In this letter, we first describe hardware
modifications and process techniques to increase the stress
in both compressive and tensile SiN. We will then use strain
process simulations to show that stress capping layers are ad-
ditive with heterojunction epitaxial growth in the source/drain
and can increase the channel stress to 1.3 GPa. The simplicity
and maturity of the above processes, makes them suitable for
implementation in high volume manufacturing of sub-90 nm
technology nodes.
II. ULTRAHIGH STRESS NITRIDE PROCESS
To develop a manufacturable nitride recipe that induces
a significant degree of stress in the channel of a sub-90-nm
MOSFET, we leveraged a unique tool design optimized for
optimum gas phase dissociation and unique chemistry com-
bination of silane, ammonia, and inert gases in a plasma
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Fig. 1. FTIR spectra of an ultrahigh compressive nitride compared to a 1.1
GPa tensile nitride and that of nearly stress free nitride. The N–H, Si–H and
Si–N bonding ratios and strengths are indicative of the degree of uniaxial strain
the film exerts in the channel of the device. By proper chamber, gas flow and
power configuration design the ideal nitride stress can be achieved.
environment. This allows us to tune the nitride film stress from
highly tensile to compressive, which determines the deposited
stress, and hence, degree of the strain induced in a Si substrate.
To be compatible with NiSi processing, the nitride deposition
recipes in this work were established at 400 C. Due to thermal
budget constraints, supplemental energy sources are needed
to promote chemical reactions forming SiN. The additional
energy source used here is a plasma enhanced chemical vapor
deposition (CVD) process along with a post deposition treat-
ment. Minimizing the hydrogen content of the film is a key
parameter in forming a high stress nitride. This is because only
networked Si-N bonding contributes to the mechanical strain.
Since the hydrogen desorption rate increases with substrate
temperature, high deposition temperatures favor hydrogen
reduction of the film. Both compressive and tensile processes
tend to show higher stress with elevated wafer temperature.
Low-pressure CVD (LPCVD) at 650 C, for example, has
the highest degree of tensile strain and least incorporation
of hydrogen. With limited thermal budget, optimizing the
hydrogen bonding (i.e., relative strength of the N–H and Si–H
bonds) is the key to maximizing the degree of stress in the film.
For example, Fig. 1 shows the FTIR spectra of three nitride
films deposited in extreme compressive, tensile and neutral
regimes. Minimizing total Si–H content yielded the best tensile
or compressive stresses. We were able to achieve 1.2 GPa
in tensile stress. Further stress enhancement can be achieved
through a combination of in situ plasma treatment or ex situ
post deposition film curing. To achieve this, supplemental
energy sources such as plasma, UV, or electron beam treatment
are required. This is shown in the FTIR spectra of Fig. 2, where
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Fig. 2. In situ plasma treatment reduces hydrogen content of the film and thus
enhances overall film stress. Percent atomic concentration of hydrogen collected
via RBS/HFS technique is 17% for the as deposited film. This concentration is
reduced to 14% for in situ plasma treatment #2.
TABLE I
PROCESS PARAMETERS THAT CAN SIGNIFICANTLY MODULATE THE STRESS
THE NITRIDE FILM INDUCES ON A SILICON SUBSTRATE
hydrogen reduction correlates with stress enhancement. Close
to a 2.0 GPa stress value can be achieved with UV cured films
within the thermal budget constraints.
A unique feature of the plasma-enhanced CVD (PECVD) is
to provide film densification through RF bombardment. This
allows a compressive SiN film to form using very similar re-
action chemistry. A combination of low (356 kHz) and high
(13.5 MHz) RF frequency allows us to tune process chemistry
and physical bombardment simultaneously to form conformal
high compressive nitride. As in the tensile case, the hydrogen
content as well as the Si–H to N–H ratio must be optimized to
achieve maximum stress as seen in Fig. 2. As the film becomes
more compressive the strength of the Si-N bond increases, i.e.,
the vibration frequency blue-shifts. In contrast the N–H bond
strength red-shifts in the ultrahigh compressive regime and thus
the N–H bond length increases. Table I summarizes the response
of parameters which control the stoichiometry of the deposited
nitride film in a PECVD deposition chamber. The degree of hy-
drogen incorporation in the film is determined by: RF low and
high frequency power together with the magnitude and ratio of
gases introduced into the chamber, the electrode spacing and
the mechanism by which ionized species are formed. Using
low temperature PECVD processing, however, to comply with
today’s sub-90-nm node thermal budget constraints, we use the
technique of high ion bombardment to reduce the incorpora-
tion of hydrogen in the film. As shown in Fig. 1, this tech-
nique reduces the magnitude of the Si–H bonds significantly,
thus pushing the characteristics of the film toward the extreme
compressive range. Close to 3.0 GPa can be reached using the
conventional SiH /NH chemistry.
Fig. 3. Over 90% of a typical chip consists of stacked gates. To achieve
maximum amount of strain in the channel of device, it is critical to avoid
pinch-off of the nitride film on critical design rule gates (as shown in the
simulation results in the left). The ultrahigh compressive nitride is optimized
to have better than 80% step coverage in stacked gate areas as shown in the
figure. The SEM cross section shows the ultrahigh compressive nitride film
over isolated versus nested gate areas. An oxide capping layer is used for
highlighting.
Fig. 4. By increasing the stress of the nitride film to greater than 2.5 GPa, the
stress induced in the channel is nearly equal to that of recess SiGe processing
reported in reference 2. A nearly equivalent performance gain is thus expected
from ultrahigh compressive nitride to that of SiGe processing. The solid line
through the square data points in this figure are the simulation results from
compressive SiN processing. For comparison the experimental data point ([2], in
circle) from an embedded SiGe process is also shown. The SEM cross section
depicts the conformality of the nitride film (highlighted by an oxide capping
layer for imaging purposes).
III. ADDITIVITY
To date, only wafer-based strain approaches, such as biaxial
stressed Si on relaxed SiGe virtual substrates, have been able
to create greater than 1 GPa of stress in the Si channel. In this
section, we use stress modeling to show that compressive SiN
and embedded epitaxial SiGe in the source and drain are additive
and create GPa of channel stress. FLOOP [4] is used to solve
the basic stress equation of force balance given by
where is the stress and is the total external forces. This
equation is solved using finite element methods.
Stress simulations are first used to understand the maximum
thickness SiN allowed by design rules. Stacked gate structures
dominate most chip layouts. This places constraints on the SiN
thickness. Fig. 3 shows that the maximum channel stress of the
SiN film is limited by the pinch-off of the film between stacked
gates. For 90-nm stacked gate design rules [3], [5], the max-
imum SiN thickness before pinch-off is 70 nm and requires
nearly ideal step coverage, which is obtained with the high stress
SiN film and is shown in the insert of Fig. 3. In Fig. 4, we show
116 IEEE ELECTRON DEVICE LETTERS, VOL. 27, NO. 2, FEBRUARY 2006
Fig. 5. Based on the simulation, at 1.3-GPa channel stress a 65% improvement
in current gain is expected. Such high stress can be achieved via combination of
recessed S/D SiGe processing combined with that of an ultrahigh compressive
nitride capping layer [2], [5] (Simulation conditions are of a 200-nm nested gate
pitch, 100-nm gate height, and 40-nm side wall spacers).
the simulation results indicating the stress an ultrahigh com-
pressive nitride induces on a p-channel MOSFET. For compar-
ison the experimental data point ([2], in circle) from an em-
bedded SiGe process is also shown. Stress simulations show
a 70-nm 2.5-GPa compressive SiN layer induces longitudinal
stress levels comparable to embedded SiGe [2]. The combina-
tion of the two processes shows that the stresses are nearly addi-
tive, as seen in Fig. 5. Depending on the location of the SiGe rel-
ative to the channel, 1.3 GPa of stress can be achieved by com-
bining the two processes. From piezoresistance coefficients, the
combined stress would increase the p-channel drive current to
over 1 mA/ m. Aggressive gate and spacer dimension scaling
[3] and/or higher Ge concentration would allow similar levels of
stress at the sub-90-nm technology node. For GPa stress or
less, measured piezoresistance coefficients can accurately esti-
mate the drive current enhancement. In this stress range, the mo-
bility linearly changes with stress due to the stress altered mo-
bility primarily resulting from changes in the conductivity mass
versus scattering [4]. Using the piezoresistance coefficients of
Thompson [4], the combined stress from the SiGe and capping
layer is estimated in Fig. 5 and would increase the p-channel
drive current to over 1 mA/ m.
IV. CONCLUSION
We have demonstrated a unique reliable and manufacturable
ultrahigh compressive nitride process that can be combined with
SiGe processing in high-volume manufacturing. Ultrahigh com-
pressive stress SiN film can induce similar levels of channel
stress as SiGe [2]. The SiN and SiGe are additive and produce
>1GPa of channel stress and >1mA/ m drive current.
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